

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 794 463 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:

10.09.1997 Bulletin 1997/37

(51) Int. Cl.<sup>6</sup>: G03F 7/30

(21) Application number: 97103635.5

(22) Date of filing: 05.03.1997

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 05.03.1996 US 610981

(71) Applicants:

- KABUSHIKI KAISHA TOSHIBA  
Kawasaki-shi (JP)
- International Business Machines  
Corporation  
Armonk, N.Y. 10504 (US)

(72) Inventors:

- Shibata, Tsuyoshi  
Fishkill, NY 12524 (US)
- Lehner, Eric Alfred  
Wappinger Falls, NY 12590 (US)

(74) Representative: Zangs, Rainer E., Dipl.-Ing. et al  
Hoffmann Eitle,  
Patent- und Rechtsanwälte,  
Arabellastrasse 4  
81925 München (DE)

### (54) Resist develop process having a post develop dispense step

(57) A resist develop process involves the steps of dispensing a developer (4) on a resist (2) on a semiconductor wafer (1), forming the developer into a puddle (6) where a portion of the resist dissolves into the developer, dispensing additional developer (9) following development, rinsing the wafer (1) with a rinsing agent (7), and drying the wafer surface. The additional developer dispense step replaces developer with resist dissolved therein with new developer (9) prior to the rinsing step to prevent potential resist precipitation during the rinsing step which can lead to bridging.




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E

EP 0 794 463 A2

## Description

The invention generally relates to a resist develop process and, more particularly, to a resist develop process which utilizes a post develop dispense (PDD) step.

Photolithography employing a resist film is applied to fabricating electronic devices, such as semiconductor devices. A substrate is coated with a layer of resist material to form a photoresist thereon. The layer of resist material typically comprises a polymer with additives, such as radiation sensitizers, plasticizers, and adhesion promoters. The substrate can be a semiconductor wafer from which integrated circuit chips are formed or a module used to support and interconnect semiconductor integrated circuit chips.

The resist layer is exposed patternwise to electromagnetic radiation to change the solubility of portions of the resist layer. The resist layer is developed with solvents which remove the soluble portions of the resist layer leaving the substantially insoluble portions and uncovering parts of the substrate for further processing. The substrate is then typically subjected to etching or deposition processes.

There are two general types of resists, positive and negative. During the exposure step, the areas on a negative resist exposed to light undergo polymerization and change from being soluble to being substantially insoluble. In contrast, areas on a positive resist exposed to light undergo photosolubilization and change from being substantially insoluble to soluble. Positive resists are the resists of choice for fabrication area processing of state-of-the-art circuits because they have a better resolution capability than negative resists. Accordingly, positive resists can resolve smaller openings due to the smaller size of the polymers therein. However, there are many devices with image sizes greater than 5  $\mu\text{m}$  for which negative resists can be used.

After a wafer has been aligned and exposed, it is subject to a development process. During the development process, an exposed photoresist film having the predetermined pattern is developed with a developer to remove resist film to form a predetermined pattern of photoresist film on the wafer. Referring to FIGS. 1A to 1D, a conventional resist develop process consists of a developer dispense step (puddle forming step) as shown in FIG. 1A, a puddle develop step as shown in FIG. 1B, a water rinse step as shown in FIG. 1C, and a spin dry step as shown in FIG. 1D. As used herein, "puddling" refers to retaining a developer in a puddle by surface tension over the surface of a workpiece and "puddle develop" refers to a developing process using a developer puddle formed by puddling.

In developing an exposed resist film 2 formed on a semiconductor wafer 1, the wafer 1 is mounted on a vacuum wafer chuck 3 as shown in FIG. 1A. A developer 4 is spread in the developer dispense step by a nozzle 5 or the like over the surface of the resist film 2 to cover the surface of the wafer 1. The developer 4 is retained in a puddle by surface tension over the surface of the

resist film 2 and the wafer 1 as shown in FIG. 1B.

After the puddle develop step, the wafer surface is rinsed with water as shown in FIG. 1C. In particular, the wafer chuck 3 holding the wafer 1 rotates while water 7 is dispensed from the nozzle 8. Immediately following the rinse step, the rotational speed of the wafer chuck 3 increases to a higher speed to dry the wafer 1 as shown in FIG. 1D. However, some of the resist which dissolves in the developer may precipitate during the water rinse step in water and harden and dry on the wafer surface because the resist is insoluble.

Consequently, a bridging problem often results since precipitant can stick to the wafer. Bridging is a condition where two patterns are connected by a thin layer of photoresist. Bridging can result from overexposure, a poor mask definition, or a resist film that is too thick. This type of defect has a substantial negative impact on the open/short yields for L/S (line/space) structures.

FIG. 2A shows an example of bridging which occurs when a positive resist and a clear (or light) fields mask are used or when a negative resist and a dark field mask are used. The hatched regions 11 in FIG. 2A represent a so-called "island", which are not removed during the develop process. The shaded regions 12 represent precipitant which has bridged adjacent islands which causes short circuiting.

FIG. 2B shows an example of bridging which occurs when a positive resist and a dark field mask are used or when a negative resist and a clear field mask are used. The hatched regions 13 in FIG. 2B represent a photomasking "hole" on the surface of the substrate. The shaded regions 14 represent precipitant which has filled an area of a hole which can causes open circuits to form.

Resist bridging has generally taken place during prior art fabrication processes. However, other factors in the fabrication processes have tended to have a grater impact on product yield. An processing methods have improved and devices have become smaller and smaller, resist bridging has become an increasingly larger problem and an important consideration in determining how to increase yields. More particularly, with smaller devices resist bridging becomes a substantial contributor to reducing yield. Accordingly, there is a need in the art to substantially eliminate bridging which occurs in the resist develop process.

The present invention overcomes the aforementioned problem associated with conventional methods by employing a novel resist develop process. Specifically, a method according to the present invention involves a post develop dispense (PDD) step which is carried out between the puddle develop step and the rinse step. The PDD step replaces the developer containing amounts of resist with fresh developer before the water rinse step to prevent the possible precipitation of resist.

According to this invention, there is provided a resist develop process for manufacturing a semiconduc-

tor device comprising the steps of: dispensing a first developer on a semiconductor wafer coated with a resist to form a puddle; developing the resist on the wafer surface by dissolving portions of the resist in the first developer; and characterized by further comprising a step of dispensing a second developer onto the wafer surface while rotating the wafer to reduce the concentration of the first developer containing dissolved portions of the resist on the wafer surface without forming another puddle.

The present invention will now be described in more detail with reference to preferred embodiments of the invention, given only by way of example, and illustrated in the accompanying drawings in which:

FIGS. 1A to 1D show the steps involved in a conventional resist develop process;

FIGS. 2A and 2B illustrate an exemplary bridging problems which can occur during conventional resist develop process;

FIGS. 3A to 3E illustrate an exemplary resist develop process according to the present invention; FIG. 4 shows a flow diagram representing the steps of an illustrative embodiment according to the present invention;

FIG. 5 shows the number of physical defects which occur for resist develop process of the present invention and the conventional resist develop process; and

FIG. 6 shows the number of electrical defects which occur for resist develop process of the present invention and a resist develop process that does not employ a post develop dispense step.

The present invention is discussed below with reference to a positive resist develop process, although the same principles can easily be applied to fabrication processes which employ negative resists. Also resists having various types of solvents, sensitizers, and additives can be used in the process according to the present invention such as chemically amplified resists. For purposes of this description, it is to be assumed that the polarity of the mask corresponds to that of a light field mask. It is to be understood that a similar process may be implemented with a dark field mask with alterations which are apparent to those skilled in the art.

A resist develop process according to the present invention includes at least the following steps:

1) dispensing developer on a resist on a wafer to form a puddle as shown in FIG. 3A; 2) dissolving exposed portions of the positive resist in the developer during a puddle develop step as shown in FIG. 3B; and 3) after development, dispensing additional developer onto the resist on the wafer in a post develop dispense (PDD) as shown in FIG. 3C without forming another puddle. Thereafter, the surface of the wafer may be rinsed with deionized water as shown in FIG. 3D, and the surface of the wafer may undergo a spin dry step to dry the wafer as shown in FIG. 3E for further processing such as etch-

ing. A flow diagram showing the method of the present invention is shown in FIG. 4.

In the step of dispensing developer of FIG. 3A, a developer 4 is dispensed via a nozzle 5, forming a puddle in which the resist 2, e.g., photoresist, is soluble. The unpolymerized or exposed portions of the resist 2 dissolve in the developer 4 which is typically a nonionic solution including TMAH, but may be any nonionic solution known in the art. In the puddle develop step, a puddle 6 of developer forms with all the exposed portions of the resist dissolved therein as shown in FIG. 3B. In this state, the wafer 1 is held stationary to develop the resist. The developer dispense step and puddle develop step may be carried out three or more times prior to the PDD step.

According to an alternative embodiment, a spin dry step, as shown in FIG. 3E may be inserted between the puddle develop step and the developer dispense step. Preferably, the puddle developer should not be completely spin dried to avoid having precipitant of the resist sticking to the wafer which can cause bridging.

Following the develop step, the PDD step replaces the original developer 4 with fresh developer 9 before the water rinse step as shown in FIG. 3D. With a positive resist, exposed portions of the resist dissolve in the developer 4 during development. By applying additional developer 9, original developer 4 containing the dissolved resist may be replaced. When a puddle has developed and resist dissolves into the developer 4 during the puddle develop step, the concentration of dissolved resist tends to form precipitant which precipitates during rinsing causing bridging. By introducing new developer in the PDD step, the concentration of dissolved resist is reduced and by spinning the wafer, the concentrated or loaded developer is removed. Thus, the PDD step prevents the resist from precipitating onto the surface of the semiconductor wafer 1 and forming bridges between the polymerized (i.e., unexposed) portions of resist on the wafer by replacing the original developer 4 quickly. The PDD step quickly replaces the resist containing developer used for puddle development with a fresh developer prior to rinsing. The idea is for the fresh developer to contain no resist during the subsequent deionized water rinse step, since the resist is insoluble in water.

During the PDD step, the additional developer 9 is dispensed from the nozzle 10 while the wafer chuck 3 spins. It is necessary to regulate the amount of developer 9 dispensed, the dispense time, and the rotating speed. For example, a sufficient level of developer absorption must occur, but not so much that another puddle develops. According to an illustrative embodiment, the additional developer 9 is dispensed during a period of less than or equal to five seconds onto an eight inch wafer 1, while the wafer chuck 3 rotates at a rate of at least 100 rpm to satisfy the aforementioned considerations. Preferably, an amount of approximately 25 milliliters of developer 9 is dispensed for about two seconds while the wafer chuck 3 spins at a rate of

approximately 1000 rpm. The PDD time should not be so long as to cause chemical deposition uniformity to worsen or to consume unnecessary quantities of developer.

The developer 9 added during PDD does not have to be the exact same developer used in the developer dispense and puddle develop steps. The only requirement is that the additional developer 9 be compatible with both the water and the resist. For example, the TMAH used in the PDD step may have higher or lower normality than the developer used in the puddle develop step. Also, the additional developer 9 may contain more or less surfactant than the developer used in the puddle develop step. The choice of what substance to use for the additional developer 9 is based on the desired characteristics of the developer.

Following the PDD step, the wafer 1 is rinsed with a deionized water rinse 7 dispensed from the nozzle 8 while the wafer chuck 3 rotates the wafer 1 as shown in FIG. 3D. According to an illustrative embodiment, the PDD step and water rinse step may be carried out in a simultaneous manner. The only caveat is that the dispensing of the additional developer 9 must start earlier than the water rinse step.

Typically, different dispense nozzles are used for the PDD step and water rinse step. The dispense nozzle may be any type known in the art such as a stream or spray type. However, spray nozzles tend to create bubbles in the developer during dispensing.

Following the water rinse step, the wafer chuck 3 can be rotated at an appropriate speed to spin dry the wafer as shown in FIG. 3E. Thereafter, additional processing as desired may be carried out.

FIG. 5 shows the difference in physical defects between the resist develop process according to the present invention with the PDD and the conventional resist develop process. The number of resist bridging which occur under a developing condition where the developer dispense step and puddle develop step are repeated three times (triple puddle) is shown as is a developing condition where the developer dispense step and puddle develop step are repeated four times (quadruple puddle). The improvement realized by the present invention in the number of physical defects is quantifiably substantial as shown by FIG. 5.

To test the electrical effectiveness of the present invention, open and short tests were performed on 0.25  $\mu$ m line and space structures whose area corresponds to a 256M DRAM chip. There are 52 chips on an 8-inch wafer. Each chip contains sixteen 16M blocks which form a 256M DRAM when functioning together. For the 256M DRAM to be functional, all of its 16 blocks must be functional. Open and short tests were performed on all 16M blocks. FIG. 6 shows the 16M and 256M yield for both a triple and quadruple puddle using a manufacturing process without the PDD step (T-Puddle and Q-Puddle) and a manufacturing process using the PDD step according to the present invention for both a triple and quadruple puddle (PDD + T-Puddle and PDD + Q-Pud-

dle).

The present invention is particularly advantageous for small line/space arrangements with, for example, gate levels and metal wiring leads, although not limited thereto. Bridging becomes more of a concern as the line/spacing arrangement become increasingly smaller. Thus, the improvement in physical and electrical defects between the present invention and conventional methods is more pronounced with small line/space arrangements.

While particular embodiments of the present invention have been described and illustrated, it should be understood that the invention is not limited thereto since modifications may be made by persons skilled in the art. The present application contemplates any and all modifications that fall within the spirit and scope of the underlying invention disclosed and claimed herein.

## Claims

1. A resist develop process for manufacturing a semiconductor device comprising the steps of:

dispensing a first developer (4) on a semiconductor wafer (1) coated with a resist (2) to form a puddle (6);

developing the resist on the wafer surface by dissolving portions of the resist in the first developer; and

characterized by further comprising a step of dispensing a second developer (9) onto the wafer surface while rotating the wafer (1) to reduce the concentration of the first developer containing dissolved portions of the resist on the wafer surface without forming another puddle.

2. The resist develop process of claim 1, characterized in that said step of dispensing the second developer (9) occurs in a period of less than or equal to five seconds.
3. The resist develop process of claim 2, characterized in that the period is approximately two seconds.
4. The resist develop process of claim 3, characterized in that approximately twenty-five milliliters of the second developer (9) is dispensed during the period.
5. The resist develop process of claim 1, characterized in that said step of dispensing the second developer (9) includes dispensing the second developer (9) while the wafer (1) rotates on a wafer chuck (3) at a rate of at least 100 revolutions per minute.
6. The resist develop process of claim 5, character-

ized in that the rate is approximately 1000 revolutions per minute.

7. The resist develop process of claim 1, characterized in that said steps of dispensing the first developer (4) and developing the resist are repeated at least three times prior to said step of dispensing the second developer (9). 5
8. The resist develop process of claim 7, characterized in that further including the step of drying the dissolved portions of the resist between each step of developing the resist (2) and dispensing the first developer (4). 10
9. The resist develop process of claim 8, characterized in that the step of drying does not completely dry the dissolved portions of the resist (2). 15
10. The resist develop process of claim 1, characterized in that the second developer (9) is different from the first developer (4), but compatible with the wafer (1) and the resist (2). 20
11. The resist develop process of claim 1, characterized in that the second developer (9) contains a different amount of surfactant than the first developer (4). 25
12. The resist develop process of claim 1, characterized in that the first developer (4) and the second developer (9) are the same. 30
13. The resist develop process of claim 1, characterized in that the first developer (4) is tetramethylammonium hydroxide (TMAH) and the second developer (9) is tetramethylammonium hydroxide (TMAH) having a different normality than the first developer. 35
14. The resist develop process of claim 1, characterized in that the resist is chemically amplified. 40
15. The resist develop process of claim 1, characterized in that further comprising the step of rinsing the wafer (7) surface with water. 45
16. The resist develop process of claim 15, characterized in that said steps of dispensing the second developer (9) and rinsing the wafer (7) surface are nearly simultaneous. 50
17. The resist develop process of claim 16, characterized in that said steps of dispensing the second developer (9) and rinsing the wafer (7) surface are performed in immediate succession. 55
18. The resist develop process of claim 1, characterized in that said step of dispensing the second

developer (9) includes spinning a wafer chuck (3) holding the wafer (7) to remove the first developer with the dissolved portions of the resist.

19. The resist develop process of claim 1, characterized in that the semiconductor device has small line/space structures.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E

FIG. 4






FIG. 5






WATER

FIG. 6





Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 794 463 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
29.10.1997 Bulletin 1997/44

(51) Int. Cl.<sup>6</sup>: G03F 7/30

(43) Date of publication A2:  
10.09.1997 Bulletin 1997/37

(21) Application number: 97103635.5

(22) Date of filing: 05.03.1997

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 05.03.1996 US 610981

(71) Applicants:  
• KABUSHIKI KAISHA TOSHIBA  
Kawasaki-shi (JP)  
• International Business Machines  
Corporation  
Armonk, N.Y. 10504 (US)

(72) Inventors:  
• Shibata, Tsuyoshi  
Fishkill, NY 12524 (US)  
• Lehner, Eric Alfred  
Wappinger Falls, NY 12590 (US)

(74) Representative: Zangs, Rainer E., Dipl.-Ing. et al  
Hoffmann Eitle,  
Patent- und Rechtsanwälte,  
Arabellastrasse 4  
81925 München (DE)

### (54) Resist develop process having a post develop dispense step

(57) A resist develop process involves the steps of dispensing a developer (4) on a resist (2) on a semiconductor wafer (1), forming the developer into a puddle (6) where a portion of the resist dissolves into the developer, dispensing additional developer (9) following development, rinsing the wafer (1) with a rinsing agent (7), and drying the wafer surface. The additional developer dispense step replaces developer with resist dissolved therein with new developer (9) prior to the rinsing step to prevent potential resist precipitation during the rinsing step which can lead to bridging.




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E

EP 0 794 463 A3



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 97 10 3635

## DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	PATENT ABSTRACTS OF JAPAN vol. 18, no. 266 (E-1551), 20 May 1994 & JP 06 045244 A (MITSUMI ELECTRIC CO LTD), 18 February 1994,	1-6,12, 14,15, 17-19	G03F7/30
Y	* abstract *	7-9	
Y	GB 2 166 254 A (BRITISH TELECOMMUNICATIONS PLC)	7-9	
A	* page 1, line 76 - page 2, line 59 *	1-6, 10-19	
Y	WO 91 18322 A (XINIX INC.)	7-9	
A	* page 1, line 22 - page 2, line 35 *	1-6, 10-19	TECHNICAL FIELDS SEARCHED (Int.Cl.6)  G03F H01L
A	PATENT ABSTRACTS OF JAPAN vol. 096, no. 006, 28 June 1996 & JP 08 044075 A (CANON INC), 16 February 1996, * abstract *	1-19	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 4 September 1997	Examiner Balsters, E
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03/82 (P6/C01)